BEST AVAILABLE COPY

## (19) World Intellectual Property Organization International Bureau





### (43) International Publication Date 26 July 2001 (26.07.2001)

PCT

## (10) International Publication Number WO 01/54202 A1

(51) International Patent Classification7: 21/336, 29/06

- Gauthier & Stevens, LLP, Suite 3300, 225 Franklin Street, Boston, MA 02110 (US).
- (21) International Application Number: PCT/US01/01730
- (22) International Filing Date: 18 January 2001 (18.01.2001)
- (25) Filing Language:

English

H01L 29/10,

(26) Publication Language:

English

(30) Priority Data:

20 January 2000 (20.01.2000)

- 60/177,099 (71) Applicant: AMBERWAVE SYSTEMS CORPORA-
- TION [US/US]; 13 Garabedian Drive, Salem, NH 03079 (US).
- (72) Inventors: BULSARA, Mayank, T.; Apartment 3-R, 63 Hurley Street, Cambridge, MA 02141 (US). FITZGER-ALD, Eugene, A.; 7 Camelot Road, Windham, NH 03087

- (81) Designated States (national): CA, JP.
- (84) Designated States (regional): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT. SE, TR).


(74) Agents: CONNORS, Matthew, E. et al.; Samuels,

#### Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: STRAINED-SILICON METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTORS



(57) Abstract: A DMOS field effect transistor fabricated from a SiGe heterostructure and a method of fabricating same. The heterostructure includes a strained Si layer on a relaxed, low dislocation density SiGe template. In an exemplary embodiment, the DMOS FET includes a SiGe/Si heterostructure on top of a bulk Si substrate. The heterostructure includes a SiGe graded layer, a SiGe cap of uniform composition layer, and a strained Si channel layer. In accordance with another embodiment, the invention provides a heterostructure for a DMOS transistor, and method of fabricating same, including a monocrystalline Si substrate, a relaxed uniform composition SiGe layer on the substrate; a first strained-Si channel layer on the uniform composition SiGe layer, a SiGe cap layer on the strained-Si channel layer, and a second strained-Si layer on the cap layer.

WO 01/54202 PCT/US01/01730

Figure 1 is commonly referred to as a lateral DMOS (LDMOS) transistor. A device with its terminals on the front and backside of the wafer is referred to as a vertical DMOS (VDMOS) transistor. The descriptions and embodiments of the invention are best described in the LDMOS configuration. Even within the LDMOS category, there are further variations on the LDMOS transistor that incorporate different doping concentrations in the channel region. With reference to Figures 2A-2C, there are shown schematics of different doping profiles in an LDMOS transistor channel. Figures 2A and 2B show asymmetric doping profiles, and Figure 2C shows a symmetric doping profile.

Although Si-based devices, including Si DMOS, have supplanted III-V compound devices in many microelectronics markets, the inherent speed limitations of Si still prevent it from displacing III-V compound devices in a number of very high-speed applications. To address the limitations of Si, novel device heterostructures can be implemented with SiGe alloys to allow Si to extend its roadmap and continue to provide better performance in an economical manner, an essential combination for future communications systems.

Figure 3 is a schematic of the wireless communications spectrum with a snapshot of current materials technologies and anticipated materials technologies. SiGe-based electronics are predicted to play a heavy role in future wireless communications electronics.

## SUMMARY OF THE INVENTION

The invention provides a DMOS field effect transistor fabricated from a SiGe heterostructure and a method of fabricating same. The heterostructure includes a strained Si layer on a relaxed, low dislocation density SiGe template. In an exemplary embodiment, the DMOS FET includes a SiGe/Si heterostructure on top of a bulk Si substrate. The heterostructure includes a SiGe graded layer, a SiGe cap of uniform composition layer, and a strained Si channel layer.

In accordance with one embodiment, the invention provides a heterostructure for a DMOS transistor, and method of fabricating same, including a monocrystalline Si substrate, a relaxed SiGe uniform composition layer on the substrate, and a strained-Si channel layer on the uniform composition layer. The heterostructure can be implemented into an integrated circuit.

In accordance with another embodiment, the invention provides a heterostructure for a (DMOS) transistor, and method of fabricating same, including a monocrystalline Si substrate, a relaxed SiGe uniform composition layer on the substrate, a first strained-Si channel layer on the uniform composition layer, a SiGe cap layer on the strained-Si channel

15

FET 40 in accordance with the invention. The FET includes a SiGe/Si heterostructure 41 on top of a bulk Si substrate 42. The heterostructure includes a SiGe graded layer 43, a SiGe cap of uniform composition layer 44, and a strained Si (c-Si) channel layer 45. The device also includes a diffused channel 46, a source 47, a drain 48, and a gate stack 49.

The layers are grown epitaxially with a technique such as low-pressure chemical vapor deposition (LPCVD). The SiGe graded layer 43 employs technology developed to engineer the lattice constant of Si. See, for example, E.A. Fitzgerald et. al., J. Vac. Sci. Tech. B 10, 1807 (1992), incorporated herein by reference. The SiGe cap layer 44 provides a virtual substrate that is removed from the defects in the graded layer and thus allows reliable device layer operation. The strained Si layer 45 on top of the SiGe cap is under tension because the equilibrium lattice constant of Si is less than that of SiGe. It will be appreciated that the thickness of the Si layer is limited due to critical thickness constraints.

The tensile strain breaks the degeneracy of the Si conduction band so that only two valleys are occupied instead of six. This conduction band split results in a very high inplane mobility in the strained Si layer (~2900cm²/V-sec with 10¹¹-10¹²cm⁻² electron densities, closer to 1000 cm²/V-sec with >10¹²cm⁻² electron densities). By using the high mobility, strained silicon for the channel region of a DMOS device, the device speed can be improved by 20-80% at constant gate length. Unlike GaAs high mobility technologies, strained silicon DMOS devices can be fabricated with standard silicon DMOS processing methods and tools. This compatibility allows for significant performance enhancement at low cost.

Semiconductor heterostructures have been utilized in various semiconductor devices and materials systems (AlGaAs/GaAs for semiconductor lasers and InGaAs/GaAs heterojunction field effect transistors). However, most of the semiconductor devices and materials systems based on heterostructures utilized schemes that allowed the entire structure to be nearly lattice-matched, i.e., no defects are introduced due to the limited strain in the epitaxial layers. Defect engineering in the late 1980s and early 1990s enabled the production of non-lattice-matched heterostructures. Of particular importance in the field of lattice-mismatched epitaxy is the relaxed SiGe on Si substrate heterosystem, which has numerous possibilities for novel device operation from high-speed transistors to integrated optoelectronics.

If the SiGe is relaxed, i.e., strain free, and the Si is strained, then the band alignment allows confinement in the conduction band, as shown in Figure 5. Figure 5 is a schematic depiction of the band offset for strained Si on relaxed SiGe. When brought to practice, the bandgap misalignment allows for electron confinement in the strained Si layer. The strained

A DMOS transistor can be modeled as an enhancement mode device in series with a depletion mode device. Figure 8 is a schematic circuit diagram of an enhancement/depletion mode model DMOS transistor 80 in accordance with an exemplary embodiment of the invention. Since devices for analog application are typically operated in the saturation regime, three possible modes of operation can be anticipated: the enhancement mode channel in saturation, the depletion mode channel in saturation, and both the depletion mode and enhancement mode channels in saturation. For best performance, the depletion mode must be in saturation; therefore, the two favorable operating regimes are depletion mode channel saturated, and depletion mode and enhancement mode channels saturated

For the case where the depletion mode channel is saturated (assuming no carrier velocity saturation), the transconductance is modeled by the following expression:

$$g_{m} = \frac{\beta_{c}\beta_{d}(V_{g} - V_{v} - V_{ud})(V_{g} - V_{tc})}{(V_{g} - V_{x})(\beta_{c} + \beta_{d}) - (\beta_{c}V_{tc} + \beta_{d}V_{td})}$$

where  $V_g$  is the applied gate voltage,  $V_x(\beta_c, V_g, V_{te}, \beta_d, V_{td})$  is the intermediate voltage between the two devices which is a function in and of itself,  $V_{td}$  is the threshold voltage of the depletion mode device, and  $V_{te}$  is the threshold voltage of the enhancement mode device.

 $\beta_c$  is the gain in the enhancement mode device and is given by

$$\beta_e = \frac{\mu_e CW}{L_e}$$

where  $\mu_e$  is the mobility of the carriers in the enhancement mode channel, C is the gate capacitance per unit area, W is the width of the channel, and  $L_e$  is the length of the enhancement mode channel.

 $\beta_d$  is the gain in the depletion mode device and is given by

$$\beta_d = \frac{\mu_d CW}{L_d}$$

where  $\mu_d$  is the mobility of the carriers in the depletion mode channel and  $L_d$  is the length of the depletion mode channel.

For the regime where both the depletion mode and enhancement mode devices are saturated, the transconductance is given by

$$g_m = \beta_e (V_g - V_{ie})$$

30 with the variables defined as above.

compositional grading allows control of the surface material quality, strain fields due to misfit dislocations in the graded layer can lead to roughness at the surface of the epitaxial layer. If the roughness is severe, it will serve as a pinning site for dislocations and cause a dislocation pileup. An intermediate planarization step removes the surface roughness and thus reduces the dislocation density in the final epitaxial film. The smooth surface provided by planarization also assists in the lithography of the device and enables the production of fine-line features.

Subsequent processing of the heterostructures leads to alternative embodiments of the invention. Figures 12A and 12B are schematic block diagrams of alternative exemplary embodiments of LDMOS transistor structures in accordance with the invention. Figure 12A shows a structure 120 which includes a SiGe cap layer 122 provided directly on a bulk Si substrate 121 surface, with a strained Si epitaxial layer 123 provided on the cap layer. In the exemplary embodiment, the cap layer is, for example, a ~3-10µm thick uniform cap layer with ~30% content, and the strained Si layer ~25-300Å thick. Figure 12B shows a similar structure 124 including an insulating layer 125 embedded between the SiGe cap 122 and the bulk Si substrate 121. These substrates are produced by bonding a relaxed SiGe layer to a new Si (or SiO<sub>2</sub> coated Si) substrate, and then subsequently removing the original substrate and graded layer.

Figure 13 is a schematic block diagram of an exemplary embodiment of a buried channel LDMOS transistor device structure 130 in accordance with the invention. Figure 13 shows an initial heterostructure that has the conducting channel spatially separated from the surface via a cap region. In this exemplary embodiment, the charge carrier motion is distanced from the oxide interface, which induces carrier scattering, and thus the device speed is further improved. The structure 130 includes a Si substrate 131, a SiGe graded layer 132 (~1-4µm thick graded up to ~30% Ge content), a SiGe uniform layer 133 (~3-10µm thick with ~30% Ge content), a strained Si layer 134 (~25-300Å thick), a SiGe cap layer 135 (~25-200Å thick), and a second strained Si layer 136 (~25-200Å thick).

The second Si layer 136 is used to form the gate oxide of the device. When SiGe alloys are oxidized with conventional techniques, such as thermal oxidation, an excessive number of interfacial surface states are created, typically in excess of 10<sup>13</sup>cm<sup>-2</sup>. In order to overcome this problem, a sacrificial Si oxidation layer is introduced into the heterostructure. The oxidation of this layer is carefully controlled to ensure that approximately 5-15Å of Si remains after oxidation. Since the oxide interface is in the Si and not the SiGe, the interfacial state density remains low, i.e., 10<sup>10</sup>-10<sup>11</sup>cm<sup>-2</sup>, and device

## **CLAIMS**

1	1. A heterostructure for a diffused metal oxide semiconductor (DMOS) transisto				
2	comprising:				
3	a monocrystalline Si substrate;				
4	a relaxed SiGe uniform composition layer on said substrate; and				
5	a strained-Si channel layer on said uniform composition layer.				
1	2. The heterostructure of claim 1, wherein a compositionally graded SiGe				
2	epitaxial layer is positioned between said Si substrate and said uniform composition				
. 3	layer.				
. 1	3. The heterostructure of claim 1, wherein said strained-Si channel layer is				
2	spatially separated from the surface of the heterostructure.				
1	4. The heterostructure of claim 3, wherein a semiconductor layer is provided on				
2	said strained-Si channel layer such that said strained-Si channel layer is buried below				
3	surface of the heterostructure.				
1	5. The heterostructure of claim 1, wherein an insulator is imbedded in between				
2	said strained-Si channel layer and said substrate.				
1	6. The heterostructure of claim 1, wherein said relaxed SiGe layer is planarized				
2 .	prior to application of said strained-Si channel.				
1	7. An integrated circuit comprising a heterostructure for a diffused metal oxide				
2					
3	substrate, a relaxed SiGe uniform composition layer on said substrate, and a strained-Si				
4	channel layer on said uniform composition layer.				
1	8. The integrated circuit of claim 7, wherein a compositionally graded SiGe				
2	epitaxial layer is positioned between said Si substrate and said uniform composition				
3	layer.				
1	9. The integrated circuit of claim 7, wherein said strained-Si channel layer is				
2	spatially separated from the surface of the heterostructure.				

PCT/US01/01730 WO 01/54202 12 19. The integrated circuit of claim 17, wherein an insulator layer is imbedded in 1 between said strained-Si channel layer and said substrate. 2 20. The integrated circuit of claim 17, wherein said relaxed SiGe layer is 1 planarized prior to application of said strained-Si channel layer. 2 A method of fabricating a heterostructure for a diffused metal oxide 1 semiconductor (DMOS) transistor comprising: 2 providing a monocrystalline Si substrate; 3 applying a relaxed SiGe uniform composition layer on said substrate; and 4 applying a strained-Si channel layer on said uniform composition layer. 5 A method of fabricating a heterostructure for a diffused metal oxide 22. 1 semiconductor (DMOS) transistor comprising: 2 providing a monocrystalline Si substrate; 3 applying a compositionally graded SiGe epitaxial layer on said substrate; 4 applying a uniform composition SiGe cap layer on said graded layer; and 5 applying a strained-Si channel layer on said cap layer. 6 A method of fabricating a heterostructure for a diffused metal oxide 23. 1 semiconductor (DMOS) transistor comprising: 2 providing a monocrystalline Si substrate; 3 applying a relaxed SiGe uniform composition layer on said substrate; 4 applying a first strained-Si channel layer on said uniform composition layer; 5 applying a SiGe cap layer on said strained-Si channel layer; and 6 applying a second strained-Si layer on said cap layer. 7 A method of fabricating a heterostructure for a diffused metal oxide 1 semiconductor (DMOS) transistor comprising: 2 providing a monocrystalline Si substrate; 3 applying a compositionally graded SiGe epitaxial layer on said substrate; 4

applying a uniform composition SiGe layer on said graded layer;

applying a SiGe cap layer on said strained-Si channel layer; and

applying a second strained-Si layer on said cap layer.

applying a first strained-Si channel layer on said uniform composition SiGe layer;

5

6

7

8

2/7





FIG. 3



SUBSTITUTE SHEET (RULE 26)

4/7

Electron Mobility Enhancement vs. Effective Field




FIG. 7A

Hole Mobility Enhancement vs. Effective Field




FIG. 7B

PCT/US01/01730

6/7




FIG. 10




FIG. 11

#### INTERNATIONAL SEARCH REPORT

Int. .tional Application No PCT/US 01/01730

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L29/10 H01L H01L29/06 H01L21/336 According to International Patent Classification (IPC) or to both national classification and IPC B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) H01L IPC 7 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) WPI Data, EPO-Internal C. DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. Category ' 1 - 24US 5 906 951 A (CHU JACK OON ET AL) X 25 May 1999 (1999-05-25) column 2, line 40 -column 4, line 5; figures 1-5 1.5-7, US 5 759 898 A (PITNER PHILIP MICHAEL ET X 11,12,21 AL) 2 June 1998 (1998-06-02) column 2, line 66 -column 4, line 6; figures 1,2 -/--Patent family members are listed in annex. Further documents are listed in the continuation of box C. Special categories of cited documents: \*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the \*A\* document defining the general state of the art which is not considered to be of particular relevance invention 'E' earlier document but published on or after the international "Y" document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone filing date \*L\* document which may throw doubts on priority claim(s) or

- document which make problems on priority daming or which is cited to establish the publication date of another citation or other special reason (as specified)
   document referring to an oral disclosure, use, exhibition or
- other means

  "P" document published prior to the international filing date but later than the priority date claimed
- Date of the actual completion of the international search
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person sidiled in the art.

Date of mailing of the international search report

\*&\* document member of the same patent family

of the actual companion of the international search

10 May 2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentiaan 2

NL - 2280 HV Rijswijk

Tel. (+31-70) 340-2040, Tx. 31 651 epo nl.

Fax: (+31-70) 340-3016

18/05/2001

Authorized officer

Nesso, S

5

Form PCT/ISA/210 (second sheet) (July 1992)

## INTERNATIONAL SEARCH REPORT

Information on patent family members

Int Aional Application No PCT/US 01/01730

Patent document cited in search report		Publication date	Patent tamily member(s)	Publication date
US 5906951	Α	25-05-1999	JP 2908787 B JP 10308503 A US 6059895 A	21-06-1999 17-11-1998 09-05-2000
US 5759898	Α	02-06-1998	US 5461243 A EP 0651439 A JP 2694120 B JP 7169926 A	24-10-1995 03-05-1995 24-12-1997 04-07-1995

Form PCT/ISA/210 (palent family annex) (July 1992)

# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
☐ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
□ other:

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.